Abstract-A DC-DC converter topology is presented combining the soft switching effects of the Snubber Assisted Zero Voltage and Zero Current Transition (SAZZ) topology and the increased inductor frequency of the dual interleaved boost converter with interphase transformer. The snubber capacitors and output capacitances of the main devices are discharged prior to turn on using a single auxiliary inductor, eliminating turn on losses. Furthermore, the turn off losses are significantly reduced since the energy stored in the device output capacitance at turn off is recovered at turn on. The effectiveness of the topology is demonstrated on a SiC prototype operating at 12.5 kW, 112 kHz, reducing the switching losses by 50%.
INTRODUCTION
Future DC-DC converters for transport applications are required to have an increased power density, with current targets in the region of 30 kW/l [1] . This is particularly relevant for automotive and aerospace applications where the power levels are currently several tens of kilowatts and increasing.
Recently the availability of high power SiC power devices has allowed the operating frequency of hard-switched high power, 600 V DC-DC converters to be increased up to 75 kHz [2, 3] . This allows the bulky passive components to be reduced in size. However, even with power switching devices using new technologies, SiC and GaN for example, switching losses still limit the practical frequency of higher power converters.
At lower frequencies using Si technologies, snubber assisted circuits have been used to increase the frequency of traditional converters to reduce the converter size and improve efficiency [4] [5] [6] [7] . Snubber Assisted Zero Voltage and Zero Current Transition (SAZZ) single and multiphase phase Si and SiC boost converters have been reported in the last decade [8] [9] [10] [11] with frequencies above 100 kHz and with efficiencies around 98 %.
The impact of the increased switching speeds of SiC power devices in hard switched motor drives has been studied in [12] , and it has been suggested that exploiting the full switching speed capacity of the SiC devices increases the EMI generation and affects the reliability of inverter-fed electrical machines. A maximum dv/dt of 6 kV/μs is recommended for 600-V inverters [12] ; therefore, methods to limit the dv/dt to comparable levels in SiC DC-DC converters may be desirable, and soft-switching techniques such as the one presented in this paper offer a good solution.
This research proposes the use of an auxiliary switching circuit in a SiC interleaved boost converter to reduce losses, limit the maximum dv/dt and allow an increase in operating frequency. The turn on switching losses in the main devices are completely eliminated and the turn off losses are significantly reduced since the energy stored in the device output capacitance at turn off is recovered at turn on. The turn off losses could be further reduced by the use of additional snubber capacitors. The practical results show that the losses in the auxiliary circuit are much lower than the saving in switching losses.
II. CIRCUIT DESCRIPTION AND OPERATION
The converter topology is based on that of the dual interleaved boost converter with interphase transformer [2, [13] [14] [15] and benefits input and output ripple currents that are at twice the switching device frequency. The topology is shown in Fig. 1 where an auxiliary switch and diode are added to each switching leg, along with snubber capacitors, C S1 and C S2 , in parallel with the main switching devices Q 1 -Q 4 . The snubber capacitors may be partly or entirely formed by the output capacitance of the main devices, Q 1 -Q 4 . The simple auxiliary circuits utilize a single small inductor, L 1 , connected to the input which forms part of the total input inductance. By turning on the auxiliary device immediately before the main switch, ZVZCS turn on of the main switch can be achieved along with zero current (ZCS) turn on of the auxiliary device. Both devices are ideally turned off simultaneously with ZVS and ZCS for the main switch and auxiliary device respectively. This topology offers the soft switching benefits of the SAZZ converter topology but with a reduced number of devices per leg. There is a single input auxiliary inductor operating at twice the switching frequency and the potential exists for integrating the main and auxiliary inductors.
The circuit in Fig. 1 is shown in bi-directional form with main transistors Q 1 -Q 4 , however, the analysis presented in this paper only considers step-up operation and duty ratios, D, above 0.5. It is possible to achieve soft switching during the reverse buck mode, but this requires replacing the auxiliary diodes (D AUX1 and D AUX2 ) with MOSFETs to form a back-toback configuration with the existing auxiliary switches (Q1 A and Q2 A , respectively) [16] . The SAZZ topology has inherent restrictions to achieve ZVS at turn on for duty ratios below 0.5; however, this can be overcome by operating the upper main switches, Q 3 and Q 4 , in a synchronous rectification mode as shown in [16] .
III. CIRCUIT ANALYSIS AND DESIGN
To explain the operation of the converter, Fig. 2 shows the main current and voltage waveforms during one half of the switching period when the duty ratio is greater than 0.5. The waveforms show the gate voltages of the main and auxiliary switches, VG_Q1, VG_Q2, VG_Q1 A and VG_Q2 A ; the voltages at the mid points of the switching legs, V A and V B , the currents flowing in the anti-parallel diodes of the top devices, I D3 and I D4 , the inductor currents I L1 and I L2 , the voltage at the connection of L 1 and L 2 , V MID , the currents flowing in the snubber capacitances and auxiliary switches, I CS1 , I CS2 , I AUX1 & I AUX2 , the voltages across the auxiliary MOSFET-diode pairs,V SAUX1 and V SAUX2 , the currents in the IPT windings and the main switches, I La , I Lb , I Q1 and I Q2 ; and finally, the voltages across the main and auxiliary inductors, V L2 and V L1 . Fig. 3 identifies the main sub-circuits occurring during the seven individual sub-periods depicted in Fig. 2 . The circuit is symmetrical in operation with the main leg devices, Q 1 and Q 2 operating with half a cycle delay. The currents flowing in the two halves of the IPT are assumed to be equal on the condition that their inductances are high, compared to those of L 1 and L 2 .
A. Sub-period T 1 Before this interval, transistor Q 1 and its opposite diode, D 4 are conducting. At time t 0 , the auxiliary switch Q 2A is turned on. The rate of change of current is restricted by inductor L 1 . The current in L 1 decreases, whilst the current in L 2 increases, increasing the current in L a , L b and the conducting switch Q 1 . As the current in Q 2A increases, the current in the anti-parallel diode D 4 decreases until it reaches zero, at time t 1 .
B. Sub-period T 2
When diode D 4 stops conducting snubber capacitor C s2 begins discharging through Q 2A , D AUX2A , and L 1 in a resonant manner.
The auxiliary switch and diode carry both the discharge current of the capacitor and the current through L b which continues to flow. This current and the capacitor discharge current reach a peak at time t 2 . C. Sub-period T 3 The capacitor current begins to decrease after t 2 , and at time t 3 the capacitor voltage reaches zero. By / after this time, the switch Q 2 can be turned on with zero voltage switching.
D. Sub-period T 4
The snubber capacitor current transfers to antiparallel diode D 2 . Current, I L1 rises and auxiliary current, I AUX2 falls to zero. At time t 4 , the currents of L 1 and L 2 are equal.
E. Sub-period T 5 V COM is zero and V in is applied across the series connected input inductors. The inductor current rises until time t 6 , when Q 1 and Q 1A are turned off.
F. Sub-period T 6 Q 1 is turned off and snubber capacitor C S1 is charged providing zero voltage turn off of Q 1 . When C S1 is charged, the current transfers to D 3 .
G. Sub-period T 7
Transistor Q 2 and its opposite diode, D 3 conduct. As the operation is symmetrical, then the sub-intervals for the second phase are a mirror image of those describe above for the first phase to complete a switching period.
IV. DESIGN EQUATIONS
The advance time for the turn on of the auxiliary devices relative to the turn-on of the main switch is the sum of the intervals T 1 to T 3 , where:
and the parameters of the resonant circuit are,
The peak current in the snubber capacitor occurs at time t 2 , and its value is The voltage rating of the auxiliary switch is lower than that of the main leg switches,
V. PRACTICAL IMPLEMENTATION-ADVANCE TIME Turning on the main switches at the exact instants where the voltage across the snubber capacitor reaches zero, t 3 , would be impractical and difficult to achieve due to the time scales involved in the transients, time delays in logic and gate driver circuitry and unnecessary added complexity to the controller. The best solution to keep a simple control and achieve soft switching is to turn on the auxiliary switches by a fixed period before the main switches.
The advance time should ensure that the snubber capacitor is fully-discharged to avoid turn-on losses; however, when the turn-on transient of the main switch is delayed after t 3 there is a period, T 3b , where the devices can be turned on to achieve the ZVS, as depicted in the transistor current waveforms I Q1 and I Q2 in Fig. 2 .
During the sub-period T 3b , the snubber capacitor remains discharged until the current in the auxiliary circuit reaches zero. If the main switch is not turned on in the interval of T 3b , then the capacitor will recharge.
The time T 3b is given by (9),
where,
T 3b is therefore dependent only on the input voltage, output voltage and the sizes of L 1 and the snubber capacitor. These parameters are not load-dependent when operating the continuous conduction mode and therefore they can be predefined during converter design.
VI. PROTOTYPE DESCRIPTION
A 12.5 kW forced air cooled demonstrator has been constructed to boost the input voltage from 100 V to 400 V.
The main converter leg devices are CREE half-bridge CAS100H12AM1 SiC modules. Each auxiliary circuit is formed by a CREE diode, C4D40120D, and a SiC MOSFET, C2M0080120D.
The 1 nF output capacitance of the CREE modules is used to form the snubber capacitors [17] . The inductors L 1 and L 2 are foil wound ferrites, with values of 1 µH and 12 µH, respectively. The interphase transformer is also ferrite core based with a stranded enamelled wire winding.
The differential inductance was of 0.8 mH.
The converter peak current mode control is implemented using an UCC28220 PWM controller, the main switch PWM signals are delayed at turn on by a fixed delay determined by an analogue delay circuit.
Both gate drivers for the SiC module and the auxiliary SiC MOSFET used Murata MGJ2D152005SC isolated 2 W dual output DC-DC converters for generating 20 V/-5 V gate pulses. ZETEX high speed gate drivers (ZXGD3004E6) were used for driving the MOSFETs. Fig. 4 shows the CAD drawing of the converter and Fig. 5 shows the total experimental setup. The next section will discuss the simulation and experimental results. 
VII. PROTOTYPE RESULTS ANALYSIS

A. Simulation Results
The prototype demonstrator was simulated in LTspice IV using the SPICE models of the SiC MOSFETs and SiC Schottky diodes provided by CREE. The simulated waveforms (Fig. 6 ) match closely with the theoretical predictions discussed in Section III. The results are shown for 174 V to 410 V, 112 kHz operation (12.9 kW) for comparison with the experimental results. A delay of 0.4 µs between the auxiliary and main device turn on instants was required to achieve ZVZCS during the turn on of the main switching devices, Q 1 and Q 2 . The high frequency ringing in the auxiliary branch current is due to the resonance between the stray inductance included in the device models and output capacitance of the auxiliary switch. The efficiency of the converter was around 98.7 % from the simulation. 
B. Experimental Results
The experimental verification of the SiC based prototype was done for 174 V to 400 V, 112 kHz and 12.6 kW operation. Fig. 7 shows experimental results from the prototype converter. The auxiliary inductor current, I L1 , the main inductor current, I L2 , and one of the IPT branch currents, I Lb are shown in Fig.  7(a) . These currents match well with the theory and simulation. Fig. 7(b) and 7(c) show the ZVZCS at turn on for both of the main switches, Q 1 and Q 2 , by showing their respective auxiliary resonance branch currents, drain to source voltages and gate to source voltages. The time delay between the auxiliary and main switch gate pulses was 0.45 µs to achieve the ZVZCS turn on, which is quite close to the total theoretical delay time calculated from the equations (1-3) and (9) . The conversion efficiency was found to be around 98 % at this operating condition.
Because of the resonant nature of the auxiliary current, the auxiliary switch turns on at zero current (ZCS) (Fig. 7(b) and  7(c) ). This current becomes zero well before the auxiliary switch turn off transient (Fig. 7(b) and 7(c) ). However, during the turn off transient, the MOSFET output capacitor charging current created a small current transient in the auxiliary branch (Fig. 6) , which was only limited by the auxiliary inductance, L 1 and the auxiliary circuit parasitic inductances. This current transient generated turn off losses in the auxiliary switch.
C. Comparison with the Hard Switched Converter
To evaluate the advantages of the converter the prototype was also run in the hard switched mode by disabling the auxiliary switches. One of the main switch's turn on and the turn off transients is shown in Fig. 8 . From the turn on and the turn off transients the turn on energy and turn off energy is Another improvement in the soft switching topology is the reduction of dv/dt at the turn on transient. This is likely to reduce the EMC and parasitic ringing associated with the rapid switching of SiC MOSFETs. From Fig 7(b) and 7(c), the turn on dv/dt is 3.3 kV/µs at the fastest part of the switching transient. In hard switching, this dv/dt is found to be doubled to 6.6 kV/µs ( Fig. 8(a) ).
D. Loss breakdown
To analyze further the effectiveness of the proposed topology a loss breakdown was undertaken. Table I shows the component losses at the rated condition (174 V to 400 V, 112 kHz and 12.6 kW) based on the experimental results. Datasheet parameters such as MOSFET on resistances (R ds_on ), gate charge (Q g ), MOSFET anti-parallel diode on-state voltages (V sd ), Schottky diode on-state voltages (V f ), and magnetic core losses were used to formulate the loss breakdown [17] [18] [19] [20] .
MOSFET and diode losses were calculated based on the experimental wave-shapes. Magnetic component copper losses were measured using an impedance analyzer. It is clear from the table that the auxiliary circuit is responsible for 38.5 W loss which is around 17 % of the total loss. However, as 108 W switching loss is eliminated compared to the hard switched operation, this soft switching topology still provides an efficiency advantage (around 0.5%) over the hard switching operation.
The calculated efficiency at the rated power is 98.2 %, and in the experimental measurements, an efficiency of 98 % was obtained based on input-output power measurements. At lower output powers, the measured efficiencies were all above 97 %. 
VIII. CONCLUSION
A converter topology has been presented which combines the soft switching operation of the SAZZ converter with the increased inductor frequency of the dual interleaved converter. Analytical waveforms and relevant equations have been presented along with the results of a 12.5 kW prototype operating in boost mode from 174 V to 400 V.
The results of hard and soft switching tests show that the additional auxiliary components contribute an extra loss of 38.5 W at the 12.5 kW test point, however the switching losses are reduced from 130 W to 22.4 W. This represents a reduction in the overall converter losses from 293.5 W to 224 W. The efficiency of the prototype at 12.5 kW was measured to be approximately 98 %.
The major advantage of the topology is the significant reduction in dv/dt at the turn on transient of about 50 %, without compromising the efficiency of the converter. The switching losses and dv/dt at turn off of the main devices could be further reduced by the use of additional snubber capacitors, and the potential exists to integrate the auxiliary and main inductors, thereby reducing the component count.
The results confirm the viability of soft switching techniques for SiC converters and suggest that there is significant potential for further increases in switching frequencies.
